diff options
author | André Fabian Silva Delgado <emulatorman@parabola.nu> | 2016-03-25 03:53:42 -0300 |
---|---|---|
committer | André Fabian Silva Delgado <emulatorman@parabola.nu> | 2016-03-25 03:53:42 -0300 |
commit | 03dd4cb26d967f9588437b0fc9cc0e8353322bb7 (patch) | |
tree | fa581f6dc1c0596391690d1f67eceef3af8246dc /include/media/tc358743.h | |
parent | d4e493caf788ef44982e131ff9c786546904d934 (diff) |
Linux-libre 4.5-gnu
Diffstat (limited to 'include/media/tc358743.h')
-rw-r--r-- | include/media/tc358743.h | 131 |
1 files changed, 0 insertions, 131 deletions
diff --git a/include/media/tc358743.h b/include/media/tc358743.h deleted file mode 100644 index 4513f2f9c..000000000 --- a/include/media/tc358743.h +++ /dev/null @@ -1,131 +0,0 @@ -/* - * tc358743 - Toshiba HDMI to CSI-2 bridge - * - * Copyright 2015 Cisco Systems, Inc. and/or its affiliates. All rights - * reserved. - * - * This program is free software; you may redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; version 2 of the License. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, - * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF - * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND - * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS - * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN - * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN - * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE - * SOFTWARE. - * - */ - -/* - * References (c = chapter, p = page): - * REF_01 - Toshiba, TC358743XBG (H2C), Functional Specification, Rev 0.60 - * REF_02 - Toshiba, TC358743XBG_HDMI-CSI_Tv11p_nm.xls - */ - -#ifndef _TC358743_ -#define _TC358743_ - -enum tc358743_ddc5v_delays { - DDC5V_DELAY_0_MS, - DDC5V_DELAY_50_MS, - DDC5V_DELAY_100_MS, - DDC5V_DELAY_200_MS, -}; - -enum tc358743_hdmi_detection_delay { - HDMI_MODE_DELAY_0_MS, - HDMI_MODE_DELAY_25_MS, - HDMI_MODE_DELAY_50_MS, - HDMI_MODE_DELAY_100_MS, -}; - -struct tc358743_platform_data { - /* System clock connected to REFCLK (pin H5) */ - u32 refclk_hz; /* 26 MHz, 27 MHz or 42 MHz */ - - /* DDC +5V debounce delay to avoid spurious interrupts when the cable - * is connected. - * Sets DDC5V_MODE in register DDC_CTL. - * Default: DDC5V_DELAY_0_MS - */ - enum tc358743_ddc5v_delays ddc5v_delay; - - bool enable_hdcp; - - /* - * The FIFO size is 512x32, so Toshiba recommend to set the default FIFO - * level to somewhere in the middle (e.g. 300), so it can cover speed - * mismatches in input and output ports. - */ - u16 fifo_level; - - /* Bps pr lane is (refclk_hz / pll_prd) * pll_fbd */ - u16 pll_prd; - u16 pll_fbd; - - /* CSI - * Calculate CSI parameters with REF_02 for the highest resolution your - * CSI interface can handle. The driver will adjust the number of CSI - * lanes in use according to the pixel clock. - * - * The values in brackets are calculated with REF_02 when the number of - * bps pr lane is 823.5 MHz, and can serve as a starting point. - */ - u32 lineinitcnt; /* (0x00001770) */ - u32 lptxtimecnt; /* (0x00000005) */ - u32 tclk_headercnt; /* (0x00001d04) */ - u32 tclk_trailcnt; /* (0x00000000) */ - u32 ths_headercnt; /* (0x00000505) */ - u32 twakeup; /* (0x00004650) */ - u32 tclk_postcnt; /* (0x00000000) */ - u32 ths_trailcnt; /* (0x00000004) */ - u32 hstxvregcnt; /* (0x00000005) */ - - /* DVI->HDMI detection delay to avoid unnecessary switching between DVI - * and HDMI mode. - * Sets HDMI_DET_V in register HDMI_DET. - * Default: HDMI_MODE_DELAY_0_MS - */ - enum tc358743_hdmi_detection_delay hdmi_detection_delay; - - /* Reset PHY automatically when TMDS clock goes from DC to AC. - * Sets PHY_AUTO_RST2 in register PHY_CTL2. - * Default: false - */ - bool hdmi_phy_auto_reset_tmds_detected; - - /* Reset PHY automatically when TMDS clock passes 21 MHz. - * Sets PHY_AUTO_RST3 in register PHY_CTL2. - * Default: false - */ - bool hdmi_phy_auto_reset_tmds_in_range; - - /* Reset PHY automatically when TMDS clock is detected. - * Sets PHY_AUTO_RST4 in register PHY_CTL2. - * Default: false - */ - bool hdmi_phy_auto_reset_tmds_valid; - - /* Reset HDMI PHY automatically when hsync period is out of range. - * Sets H_PI_RST in register HV_RST. - * Default: false - */ - bool hdmi_phy_auto_reset_hsync_out_of_range; - - /* Reset HDMI PHY automatically when vsync period is out of range. - * Sets V_PI_RST in register HV_RST. - * Default: false - */ - bool hdmi_phy_auto_reset_vsync_out_of_range; -}; - -/* custom controls */ -/* Audio sample rate in Hz */ -#define TC358743_CID_AUDIO_SAMPLING_RATE (V4L2_CID_USER_TC358743_BASE + 0) -/* Audio present status */ -#define TC358743_CID_AUDIO_PRESENT (V4L2_CID_USER_TC358743_BASE + 1) - -#endif |