1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
|
/*
* BIF_5_0 Register documentation
*
* Copyright (C) 2014 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef BIF_5_0_D_H
#define BIF_5_0_D_H
#define mmMM_INDEX 0x0
#define mmMM_INDEX_HI 0x6
#define mmMM_DATA 0x1
#define mmBIF_MM_INDACCESS_CNTL 0x1500
#define mmBIF_DOORBELL_APER_EN 0x1501
#define mmBUS_CNTL 0x1508
#define mmCONFIG_CNTL 0x1509
#define mmCONFIG_MEMSIZE 0x150a
#define mmCONFIG_RESERVED 0x1502
#define mmBIF_IOV_FUNC_IDENTIFIER 0x1503
#define mmCONFIG_F0_BASE 0x150b
#define mmCONFIG_APER_SIZE 0x150c
#define mmCONFIG_REG_APER_SIZE 0x150d
#define mmBIF_SCRATCH0 0x150e
#define mmBIF_SCRATCH1 0x150f
#define mmBIF_RLC_INTR_CNTL 0x1510
#define mmBIF_BME_STATUS 0x1511
#define mmBIF_ATOMIC_ERR_LOG 0x1512
#define mmBX_RESET_EN 0x1514
#define mmMM_CFGREGS_CNTL 0x1513
#define mmHW_DEBUG 0x1515
#define mmMASTER_CREDIT_CNTL 0x1516
#define mmSLAVE_REQ_CREDIT_CNTL 0x1517
#define mmBX_RESET_CNTL 0x1518
#define mmINTERRUPT_CNTL 0x151a
#define mmINTERRUPT_CNTL2 0x151b
#define mmBIF_DEBUG_CNTL 0x151c
#define mmBIF_DEBUG_MUX 0x151d
#define mmBIF_DEBUG_OUT 0x151e
#define mmHDP_REG_COHERENCY_FLUSH_CNTL 0x1528
#define mmHDP_MEM_COHERENCY_FLUSH_CNTL 0x1520
#define mmCLKREQB_PAD_CNTL 0x1521
#define mmCLKREQB_PERF_COUNTER 0x1522
#define mmBIF_XDMA_LO 0x14c0
#define mmBIF_XDMA_HI 0x14c1
#define mmBIF_FEATURES_CONTROL_MISC 0x14c2
#define mmBIF_DOORBELL_CNTL 0x14c3
#define mmBIF_SLVARB_MODE 0x14c4
#define mmBIF_CLK_CTRL 0x14c5
#define mmBIF_FB_EN 0x1524
#define mmBIF_BUSNUM_CNTL1 0x1525
#define mmBIF_BUSNUM_LIST0 0x1526
#define mmBIF_BUSNUM_LIST1 0x1527
#define mmBIF_BUSNUM_CNTL2 0x152b
#define mmBIF_BUSY_DELAY_CNTR 0x1529
#define mmBIF_PERFMON_CNTL 0x152c
#define mmBIF_PERFCOUNTER0_RESULT 0x152d
#define mmBIF_PERFCOUNTER1_RESULT 0x152e
#define mmSLAVE_HANG_PROTECTION_CNTL 0x1536
#define mmGPU_HDP_FLUSH_REQ 0x1537
#define mmGPU_HDP_FLUSH_DONE 0x1538
#define mmSLAVE_HANG_ERROR 0x153b
#define mmCAPTURE_HOST_BUSNUM 0x153c
#define mmHOST_BUSNUM 0x153d
#define mmPEER_REG_RANGE0 0x153e
#define mmPEER_REG_RANGE1 0x153f
#define mmPEER0_FB_OFFSET_HI 0x14f3
#define mmPEER0_FB_OFFSET_LO 0x14f2
#define mmPEER1_FB_OFFSET_HI 0x14f1
#define mmPEER1_FB_OFFSET_LO 0x14f0
#define mmPEER2_FB_OFFSET_HI 0x14ef
#define mmPEER2_FB_OFFSET_LO 0x14ee
#define mmPEER3_FB_OFFSET_HI 0x14ed
#define mmPEER3_FB_OFFSET_LO 0x14ec
#define mmDBG_SMB_BYPASS_SRBM_ACCESS 0x14eb
#define mmBIF_MST_TRANS_PENDING 0x14ea
#define mmBIF_SLV_TRANS_PENDING 0x14e9
#define mmBIF_DEVFUNCNUM_LIST0 0x14e8
#define mmBIF_DEVFUNCNUM_LIST1 0x14e7
#define mmBACO_CNTL 0x14e5
#define mmBF_ANA_ISO_CNTL 0x14c7
#define mmMEM_TYPE_CNTL 0x14e4
#define mmBIF_BACO_DEBUG 0x14df
#define mmBIF_BACO_DEBUG_LATCH 0x14dc
#define mmBACO_CNTL_MISC 0x14db
#define mmSMU_BIF_VDDGFX_PWR_STATUS 0x14f8
#define mmBIF_VDDGFX_GFX0_LOWER 0x1428
#define mmBIF_VDDGFX_GFX0_UPPER 0x1429
#define mmBIF_VDDGFX_GFX1_LOWER 0x142a
#define mmBIF_VDDGFX_GFX1_UPPER 0x142b
#define mmBIF_VDDGFX_GFX2_LOWER 0x142c
#define mmBIF_VDDGFX_GFX2_UPPER 0x142d
#define mmBIF_VDDGFX_GFX3_LOWER 0x142e
#define mmBIF_VDDGFX_GFX3_UPPER 0x142f
#define mmBIF_VDDGFX_GFX4_LOWER 0x1430
#define mmBIF_VDDGFX_GFX4_UPPER 0x1431
#define mmBIF_VDDGFX_GFX5_LOWER 0x1432
#define mmBIF_VDDGFX_GFX5_UPPER 0x1433
#define mmBIF_VDDGFX_RSV1_LOWER 0x1434
#define mmBIF_VDDGFX_RSV1_UPPER 0x1435
#define mmBIF_VDDGFX_RSV2_LOWER 0x1436
#define mmBIF_VDDGFX_RSV2_UPPER 0x1437
#define mmBIF_VDDGFX_RSV3_LOWER 0x1438
#define mmBIF_VDDGFX_RSV3_UPPER 0x1439
#define mmBIF_VDDGFX_RSV4_LOWER 0x143a
#define mmBIF_VDDGFX_RSV4_UPPER 0x143b
#define mmBIF_VDDGFX_FB_CMP 0x143c
#define mmBIF_SMU_INDEX 0x143d
#define mmBIF_SMU_DATA 0x143e
#define mmBIF_DOORBELL_GBLAPER1_LOWER 0x14fc
#define mmBIF_DOORBELL_GBLAPER1_UPPER 0x14fd
#define mmBIF_DOORBELL_GBLAPER2_LOWER 0x14fe
#define mmBIF_DOORBELL_GBLAPER2_UPPER 0x14ff
#define mmIMPCTL_RESET 0x14f5
#define mmGARLIC_FLUSH_CNTL 0x1401
#define mmGARLIC_FLUSH_ADDR_START_0 0x1402
#define mmGARLIC_FLUSH_ADDR_START_1 0x1404
#define mmGARLIC_FLUSH_ADDR_START_2 0x1406
#define mmGARLIC_FLUSH_ADDR_START_3 0x1408
#define mmGARLIC_FLUSH_ADDR_START_4 0x140a
#define mmGARLIC_FLUSH_ADDR_START_5 0x140c
#define mmGARLIC_FLUSH_ADDR_START_6 0x140e
#define mmGARLIC_FLUSH_ADDR_START_7 0x1410
#define mmGARLIC_FLUSH_ADDR_END_0 0x1403
#define mmGARLIC_FLUSH_ADDR_END_1 0x1405
#define mmGARLIC_FLUSH_ADDR_END_2 0x1407
#define mmGARLIC_FLUSH_ADDR_END_3 0x1409
#define mmGARLIC_FLUSH_ADDR_END_4 0x140b
#define mmGARLIC_FLUSH_ADDR_END_5 0x140d
#define mmGARLIC_FLUSH_ADDR_END_6 0x140f
#define mmGARLIC_FLUSH_ADDR_END_7 0x1411
#define mmGARLIC_FLUSH_REQ 0x1412
#define mmGPU_GARLIC_FLUSH_REQ 0x1413
#define mmGPU_GARLIC_FLUSH_DONE 0x1414
#define mmREMAP_HDP_MEM_FLUSH_CNTL 0x1426
#define mmREMAP_HDP_REG_FLUSH_CNTL 0x1427
#define mmBIOS_SCRATCH_0 0x5c9
#define mmBIOS_SCRATCH_1 0x5ca
#define mmBIOS_SCRATCH_2 0x5cb
#define mmBIOS_SCRATCH_3 0x5cc
#define mmBIOS_SCRATCH_4 0x5cd
#define mmBIOS_SCRATCH_5 0x5ce
#define mmBIOS_SCRATCH_6 0x5cf
#define mmBIOS_SCRATCH_7 0x5d0
#define mmBIOS_SCRATCH_8 0x5d1
#define mmBIOS_SCRATCH_9 0x5d2
#define mmBIOS_SCRATCH_10 0x5d3
#define mmBIOS_SCRATCH_11 0x5d4
#define mmBIOS_SCRATCH_12 0x5d5
#define mmBIOS_SCRATCH_13 0x5d6
#define mmBIOS_SCRATCH_14 0x5d7
#define mmBIOS_SCRATCH_15 0x5d8
#define mmBIF_RB_CNTL 0x1530
#define mmBIF_RB_BASE 0x1531
#define mmBIF_RB_RPTR 0x1532
#define mmBIF_RB_WPTR 0x1533
#define mmBIF_RB_WPTR_ADDR_HI 0x1534
#define mmBIF_RB_WPTR_ADDR_LO 0x1535
#define mmMAILBOX_INDEX 0x14c6
#define mmMAILBOX_MSGBUF_TRN_DW0 0x14c8
#define mmMAILBOX_MSGBUF_TRN_DW1 0x14c9
#define mmMAILBOX_MSGBUF_TRN_DW2 0x14ca
#define mmMAILBOX_MSGBUF_TRN_DW3 0x14cb
#define mmMAILBOX_MSGBUF_RCV_DW0 0x14cc
#define mmMAILBOX_MSGBUF_RCV_DW1 0x14cd
#define mmMAILBOX_MSGBUF_RCV_DW2 0x14ce
#define mmMAILBOX_MSGBUF_RCV_DW3 0x14cf
#define mmMAILBOX_CONTROL 0x14d0
#define mmMAILBOX_INT_CNTL 0x14d1
#define mmBIF_VIRT_RESET_REQ 0x14d2
#define mmVM_INIT_STATUS 0x14d3
#define mmBIF_GPUIOV_RESET_NOTIFICATION 0x14d5
#define mmBIF_GPUIOV_VM_INIT_STATUS 0x14d6
#define mmBIF_GPUIOV_FB_TOTAL_FB_INFO 0x14d8
#define mmBIF_GPUIOV_GPU_IDLE_LATENCY 0x141c
#define mmBIF_GPUIOV_MMIO_MAP_RANGE0 0x141d
#define mmBIF_GPUIOV_MMIO_MAP_RANGE1 0x141e
#define mmBIF_GPUIOV_MMIO_MAP_RANGE2 0x141f
#define mmBIF_GPUIOV_MMIO_MAP_RANGE3 0x1420
#define mmBIF_GPUIOV_MMIO_MAP_RANGE4 0x1421
#define mmBIF_GPUIOV_MMIO_MAP_RANGE5 0x1422
#define mmBIF_GPU_IDLE_LATENCY 0x1415
#define mmBIF_MMIO_MAP_RANGE0 0x1416
#define mmBIF_MMIO_MAP_RANGE1 0x1417
#define mmBIF_MMIO_MAP_RANGE2 0x1418
#define mmBIF_MMIO_MAP_RANGE3 0x1419
#define mmBIF_MMIO_MAP_RANGE4 0x141a
#define mmBIF_MMIO_MAP_RANGE5 0x141b
#define mmVENDOR_ID 0x0
#define mmDEVICE_ID 0x0
#define mmCOMMAND 0x1
#define mmSTATUS 0x1
#define mmREVISION_ID 0x2
#define mmPROG_INTERFACE 0x2
#define mmSUB_CLASS 0x2
#define mmBASE_CLASS 0x2
#define mmCACHE_LINE 0x3
#define mmLATENCY 0x3
#define mmHEADER 0x3
#define mmBIST 0x3
#define mmBASE_ADDR_1 0x4
#define mmBASE_ADDR_2 0x5
#define mmBASE_ADDR_3 0x6
#define mmBASE_ADDR_4 0x7
#define mmBASE_ADDR_5 0x8
#define mmBASE_ADDR_6 0x9
#define mmROM_BASE_ADDR 0xc
#define mmCAP_PTR 0xd
#define mmINTERRUPT_LINE 0xf
#define mmINTERRUPT_PIN 0xf
#define mmADAPTER_ID 0xb
#define mmMIN_GRANT 0xf
#define mmMAX_LATENCY 0xf
#define mmVENDOR_CAP_LIST 0x12
#define mmADAPTER_ID_W 0x13
#define mmPMI_CAP_LIST 0x14
#define mmPMI_CAP 0x14
#define mmPMI_STATUS_CNTL 0x15
#define mmPCIE_CAP_LIST 0x16
#define mmPCIE_CAP 0x16
#define mmDEVICE_CAP 0x17
#define mmDEVICE_CNTL 0x18
#define mmDEVICE_STATUS 0x18
#define mmLINK_CAP 0x19
#define mmLINK_CNTL 0x1a
#define mmLINK_STATUS 0x1a
#define mmDEVICE_CAP2 0x1f
#define mmDEVICE_CNTL2 0x20
#define mmDEVICE_STATUS2 0x20
#define mmLINK_CAP2 0x21
#define mmLINK_CNTL2 0x22
#define mmLINK_STATUS2 0x22
#define mmMSI_CAP_LIST 0x28
#define mmMSI_MSG_CNTL 0x28
#define mmMSI_MSG_ADDR_LO 0x29
#define mmMSI_MSG_ADDR_HI 0x2a
#define mmMSI_MSG_DATA_64 0x2b
#define mmMSI_MSG_DATA 0x2a
#define mmMSI_MASK 0x2b
#define mmMSI_PENDING 0x2c
#define mmMSI_MASK_64 0x2c
#define mmMSI_PENDING_64 0x2d
#define mmMSIX_CAP_LIST 0x30
#define mmMSIX_MSG_CNTL 0x30
#define mmMSIX_TABLE 0x31
#define mmMSIX_PBA 0x32
#define mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0x40
#define mmPCIE_VENDOR_SPECIFIC_HDR 0x41
#define mmPCIE_VENDOR_SPECIFIC1 0x42
#define mmPCIE_VENDOR_SPECIFIC2 0x43
#define mmPCIE_VC_ENH_CAP_LIST 0x44
#define mmPCIE_PORT_VC_CAP_REG1 0x45
#define mmPCIE_PORT_VC_CAP_REG2 0x46
#define mmPCIE_PORT_VC_CNTL 0x47
#define mmPCIE_PORT_VC_STATUS 0x47
#define mmPCIE_VC0_RESOURCE_CAP 0x48
#define mmPCIE_VC0_RESOURCE_CNTL 0x49
#define mmPCIE_VC0_RESOURCE_STATUS 0x4a
#define mmPCIE_VC1_RESOURCE_CAP 0x4b
#define mmPCIE_VC1_RESOURCE_CNTL 0x4c
#define mmPCIE_VC1_RESOURCE_STATUS 0x4d
#define mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0x50
#define mmPCIE_DEV_SERIAL_NUM_DW1 0x51
#define mmPCIE_DEV_SERIAL_NUM_DW2 0x52
#define mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST 0x54
#define mmPCIE_UNCORR_ERR_STATUS 0x55
#define mmPCIE_UNCORR_ERR_MASK 0x56
#define mmPCIE_UNCORR_ERR_SEVERITY 0x57
#define mmPCIE_CORR_ERR_STATUS 0x58
#define mmPCIE_CORR_ERR_MASK 0x59
#define mmPCIE_ADV_ERR_CAP_CNTL 0x5a
#define mmPCIE_HDR_LOG0 0x5b
#define mmPCIE_HDR_LOG1 0x5c
#define mmPCIE_HDR_LOG2 0x5d
#define mmPCIE_HDR_LOG3 0x5e
#define mmPCIE_TLP_PREFIX_LOG0 0x62
#define mmPCIE_TLP_PREFIX_LOG1 0x63
#define mmPCIE_TLP_PREFIX_LOG2 0x64
#define mmPCIE_TLP_PREFIX_LOG3 0x65
#define mmPCIE_BAR_ENH_CAP_LIST 0x80
#define mmPCIE_BAR1_CAP 0x81
#define mmPCIE_BAR1_CNTL 0x82
#define mmPCIE_BAR2_CAP 0x83
#define mmPCIE_BAR2_CNTL 0x84
#define mmPCIE_BAR3_CAP 0x85
#define mmPCIE_BAR3_CNTL 0x86
#define mmPCIE_BAR4_CAP 0x87
#define mmPCIE_BAR4_CNTL 0x88
#define mmPCIE_BAR5_CAP 0x89
#define mmPCIE_BAR5_CNTL 0x8a
#define mmPCIE_BAR6_CAP 0x8b
#define mmPCIE_BAR6_CNTL 0x8c
#define mmPCIE_PWR_BUDGET_ENH_CAP_LIST 0x90
#define mmPCIE_PWR_BUDGET_DATA_SELECT 0x91
#define mmPCIE_PWR_BUDGET_DATA 0x92
#define mmPCIE_PWR_BUDGET_CAP 0x93
#define mmPCIE_DPA_ENH_CAP_LIST 0x94
#define mmPCIE_DPA_CAP 0x95
#define mmPCIE_DPA_LATENCY_INDICATOR 0x96
#define mmPCIE_DPA_STATUS 0x97
#define mmPCIE_DPA_CNTL 0x97
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0 0x98
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_1 0x98
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_2 0x98
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_3 0x98
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4 0x99
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_5 0x99
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_6 0x99
#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_7 0x99
#define mmPCIE_SECONDARY_ENH_CAP_LIST 0x9c
#define mmPCIE_LINK_CNTL3 0x9d
#define mmPCIE_LANE_ERROR_STATUS 0x9e
#define mmPCIE_LANE_0_EQUALIZATION_CNTL 0x9f
#define mmPCIE_LANE_1_EQUALIZATION_CNTL 0x9f
#define mmPCIE_LANE_2_EQUALIZATION_CNTL 0xa0
#define mmPCIE_LANE_3_EQUALIZATION_CNTL 0xa0
#define mmPCIE_LANE_4_EQUALIZATION_CNTL 0xa1
#define mmPCIE_LANE_5_EQUALIZATION_CNTL 0xa1
#define mmPCIE_LANE_6_EQUALIZATION_CNTL 0xa2
#define mmPCIE_LANE_7_EQUALIZATION_CNTL 0xa2
#define mmPCIE_LANE_8_EQUALIZATION_CNTL 0xa3
#define mmPCIE_LANE_9_EQUALIZATION_CNTL 0xa3
#define mmPCIE_LANE_10_EQUALIZATION_CNTL 0xa4
#define mmPCIE_LANE_11_EQUALIZATION_CNTL 0xa4
#define mmPCIE_LANE_12_EQUALIZATION_CNTL 0xa5
#define mmPCIE_LANE_13_EQUALIZATION_CNTL 0xa5
#define mmPCIE_LANE_14_EQUALIZATION_CNTL 0xa6
#define mmPCIE_LANE_15_EQUALIZATION_CNTL 0xa6
#define mmPCIE_ACS_ENH_CAP_LIST 0xa8
#define mmPCIE_ACS_CAP 0xa9
#define mmPCIE_ACS_CNTL 0xa9
#define mmPCIE_ATS_ENH_CAP_LIST 0xac
#define mmPCIE_ATS_CAP 0xad
#define mmPCIE_ATS_CNTL 0xad
#define mmPCIE_PAGE_REQ_ENH_CAP_LIST 0xb0
#define mmPCIE_PAGE_REQ_CNTL 0xb1
#define mmPCIE_PAGE_REQ_STATUS 0xb1
#define mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY 0xb2
#define mmPCIE_OUTSTAND_PAGE_REQ_ALLOC 0xb3
#define mmPCIE_PASID_ENH_CAP_LIST 0xb4
#define mmPCIE_PASID_CAP 0xb5
#define mmPCIE_PASID_CNTL 0xb5
#define mmPCIE_TPH_REQR_ENH_CAP_LIST 0xb8
#define mmPCIE_TPH_REQR_CAP 0xb9
#define mmPCIE_TPH_REQR_CNTL 0xba
#define mmPCIE_MC_ENH_CAP_LIST 0xbc
#define mmPCIE_MC_CAP 0xbd
#define mmPCIE_MC_CNTL 0xbd
#define mmPCIE_MC_ADDR0 0xbe
#define mmPCIE_MC_ADDR1 0xbf
#define mmPCIE_MC_RCV0 0xc0
#define mmPCIE_MC_RCV1 0xc1
#define mmPCIE_MC_BLOCK_ALL0 0xc2
#define mmPCIE_MC_BLOCK_ALL1 0xc3
#define mmPCIE_MC_BLOCK_UNTRANSLATED_0 0xc4
#define mmPCIE_MC_BLOCK_UNTRANSLATED_1 0xc5
#define mmPCIE_LTR_ENH_CAP_LIST 0xc8
#define mmPCIE_LTR_CAP 0xc9
#define mmPCIE_ARI_ENH_CAP_LIST 0xca
#define mmPCIE_ARI_CAP 0xcb
#define mmPCIE_ARI_CNTL 0xcb
#define mmPCIE_SRIOV_ENH_CAP_LIST 0xcc
#define mmPCIE_SRIOV_CAP 0xcd
#define mmPCIE_SRIOV_CONTROL 0xce
#define mmPCIE_SRIOV_STATUS 0xce
#define mmPCIE_SRIOV_INITIAL_VFS 0xcf
#define mmPCIE_SRIOV_TOTAL_VFS 0xcf
#define mmPCIE_SRIOV_NUM_VFS 0xd0
#define mmPCIE_SRIOV_FUNC_DEP_LINK 0xd0
#define mmPCIE_SRIOV_FIRST_VF_OFFSET 0xd1
#define mmPCIE_SRIOV_VF_STRIDE 0xd1
#define mmPCIE_SRIOV_VF_DEVICE_ID 0xd2
#define mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE 0xd3
#define mmPCIE_SRIOV_SYSTEM_PAGE_SIZE 0xd4
#define mmPCIE_SRIOV_VF_BASE_ADDR_0 0xd5
#define mmPCIE_SRIOV_VF_BASE_ADDR_1 0xd6
#define mmPCIE_SRIOV_VF_BASE_ADDR_2 0xd7
#define mmPCIE_SRIOV_VF_BASE_ADDR_3 0xd8
#define mmPCIE_SRIOV_VF_BASE_ADDR_4 0xd9
#define mmPCIE_SRIOV_VF_BASE_ADDR_5 0xda
#define mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0xdb
#define mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 0x100
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV 0x101
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW 0x102
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC 0x103
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS 0x104
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL 0x105
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION 0x106
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS 0x107
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT 0x108
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB 0x109
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS 0x10a
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS 0x10b
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB 0x10c
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB 0x10d
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB 0x10e
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB 0x10f
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB 0x110
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB 0x111
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB 0x112
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB 0x113
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB 0x114
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB 0x115
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB 0x116
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB 0x117
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB 0x118
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB 0x119
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB 0x11a
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB 0x11b
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT 0x11c
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0 0x11d
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1 0x11e
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2 0x11f
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3 0x120
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4 0x121
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5 0x122
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0 0x124
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1 0x125
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2 0x126
#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3 0x127
#define mmPCIE_INDEX 0xe
#define mmPCIE_DATA 0xf
#define mmPCIE_INDEX_2 0xc
#define mmPCIE_DATA_2 0xd
#define ixPCIE_HOLD_TRAINING_A 0x1500820
#define ixLNCNT_CONTROL 0x1508030
#define ixCFG_LNC_WINDOW 0x1508031
#define ixLNCNT_QUAN_THRD 0x1508032
#define ixLNCNT_WEIGHT 0x1508033
#define ixLNC_TOTAL_WACC 0x1508034
#define ixLNC_BW_WACC 0x1508035
#define ixLNC_CMN_WACC 0x1508036
#define mmPCIE_EFUSE 0xfc0
#define mmPCIE_EFUSE2 0xfc1
#define mmPCIE_EFUSE3 0xfc2
#define mmPCIE_EFUSE4 0xfc3
#define mmPCIE_EFUSE5 0xfc4
#define mmPCIE_EFUSE6 0xfc5
#define mmPCIE_EFUSE7 0xfc6
#define ixPCIE_WRAP_SCRATCH1 0x1308001
#define ixPCIE_WRAP_SCRATCH2 0x1308002
#define ixPCIE_WRAP_REG_TARG_MISC 0x1308005
#define ixPCIE_WRAP_DTM_MISC 0x1308006
#define ixPCIE_WRAP_TURNAROUND_DAISYCHAIN 0x1308007
#define ixPCIE_WRAP_MISC 0x1308008
#define ixPCIE_WRAP_PIF_MISC 0x1308009
#define ixPCIE_RXDET_OVERRIDE 0x130800a
#define ixREG_ADAPT_pciecore0_CONTROL 0x1308090
#define ixREG_ADAPT_pwregt_CONTROL 0x1308096
#define ixREG_ADAPT_pwregr_CONTROL 0x1308097
#define ixREG_ADAPT_pif0_CONTROL 0x1308098
#define ixPCIE_RESERVED 0x1400000
#define ixPCIE_SCRATCH 0x1400001
#define ixPCIE_HW_DEBUG 0x1400002
#define ixPCIE_RX_NUM_NAK 0x140000e
#define ixPCIE_RX_NUM_NAK_GENERATED 0x140000f
#define ixPCIE_CNTL 0x1400010
#define ixPCIE_CONFIG_CNTL 0x1400011
#define ixPCIE_DEBUG_CNTL 0x1400012
#define ixPCIE_INT_CNTL 0x140001a
#define ixPCIE_INT_STATUS 0x140001b
#define ixPCIE_CNTL2 0x140001c
#define ixPCIE_RX_CNTL2 0x140001d
#define ixPCIE_TX_F0_ATTR_CNTL 0x140001e
#define ixPCIE_TX_F1_F2_ATTR_CNTL 0x140001f
#define ixPCIE_CI_CNTL 0x1400020
#define ixPCIE_BUS_CNTL 0x1400021
#define ixPCIE_LC_STATE6 0x1400022
#define ixPCIE_LC_STATE7 0x1400023
#define ixPCIE_LC_STATE8 0x1400024
#define ixPCIE_LC_STATE9 0x1400025
#define ixPCIE_LC_STATE10 0x1400026
#define ixPCIE_LC_STATE11 0x1400027
#define ixPCIE_LC_STATUS1 0x1400028
#define ixPCIE_LC_STATUS2 0x1400029
#define ixPCIE_WPR_CNTL 0x1400030
#define ixPCIE_RX_LAST_TLP0 0x1400031
#define ixPCIE_RX_LAST_TLP1 0x1400032
#define ixPCIE_RX_LAST_TLP2 0x1400033
#define ixPCIE_RX_LAST_TLP3 0x1400034
#define ixPCIE_TX_LAST_TLP0 0x1400035
#define ixPCIE_TX_LAST_TLP1 0x1400036
#define ixPCIE_TX_LAST_TLP2 0x1400037
#define ixPCIE_TX_LAST_TLP3 0x1400038
#define ixPCIE_I2C_REG_ADDR_EXPAND 0x140003a
#define ixPCIE_I2C_REG_DATA 0x140003b
#define ixPCIE_CFG_CNTL 0x140003c
#define ixPCIE_LC_PM_CNTL 0x140003d
#define ixPCIE_P_CNTL 0x1400040
#define ixPCIE_P_BUF_STATUS 0x1400041
#define ixPCIE_P_DECODER_STATUS 0x1400042
#define ixPCIE_P_MISC_STATUS 0x1400043
#define ixPCIE_P_RCV_L0S_FTS_DET 0x1400050
#define ixPCIE_OBFF_CNTL 0x1400061
#define ixPCIE_TX_LTR_CNTL 0x1400060
#define ixPCIE_IDLE_STATUS 0x1400062
#define ixPCIE_PERF_COUNT_CNTL 0x1400080
#define ixPCIE_PERF_CNTL_TXCLK 0x1400081
#define ixPCIE_PERF_COUNT0_TXCLK 0x1400082
#define ixPCIE_PERF_COUNT1_TXCLK 0x1400083
#define ixPCIE_PERF_CNTL_MST_R_CLK 0x1400084
#define ixPCIE_PERF_COUNT0_MST_R_CLK 0x1400085
#define ixPCIE_PERF_COUNT1_MST_R_CLK 0x1400086
#define ixPCIE_PERF_CNTL_MST_C_CLK 0x1400087
#define ixPCIE_PERF_COUNT0_MST_C_CLK 0x1400088
#define ixPCIE_PERF_COUNT1_MST_C_CLK 0x1400089
#define ixPCIE_PERF_CNTL_SLV_R_CLK 0x140008a
#define ixPCIE_PERF_COUNT0_SLV_R_CLK 0x140008b
#define ixPCIE_PERF_COUNT1_SLV_R_CLK 0x140008c
#define ixPCIE_PERF_CNTL_SLV_S_C_CLK 0x140008d
#define ixPCIE_PERF_COUNT0_SLV_S_C_CLK 0x140008e
#define ixPCIE_PERF_COUNT1_SLV_S_C_CLK 0x140008f
#define ixPCIE_PERF_CNTL_SLV_NS_C_CLK 0x1400090
#define ixPCIE_PERF_COUNT0_SLV_NS_C_CLK 0x1400091
#define ixPCIE_PERF_COUNT1_SLV_NS_C_CLK 0x1400092
#define ixPCIE_PERF_CNTL_EVENT0_PORT_SEL 0x1400093
#define ixPCIE_PERF_CNTL_EVENT1_PORT_SEL 0x1400094
#define ixPCIE_PERF_CNTL_TXCLK2 0x1400095
#define ixPCIE_PERF_COUNT0_TXCLK2 0x1400096
#define ixPCIE_PERF_COUNT1_TXCLK2 0x1400097
#define ixPCIE_STRAP_F0 0x14000b0
#define ixPCIE_STRAP_F1 0x14000b1
#define ixPCIE_STRAP_F2 0x14000b2
#define ixPCIE_STRAP_F3 0x14000b3
#define ixPCIE_STRAP_F4 0x14000b4
#define ixPCIE_STRAP_F5 0x14000b5
#define ixPCIE_STRAP_F6 0x14000b6
#define ixPCIE_STRAP_MSIX 0x14000b7
#define ixPCIE_STRAP_MISC 0x14000c0
#define ixPCIE_STRAP_MISC2 0x14000c1
#define ixPCIE_STRAP_PI 0x14000c2
#define ixPCIE_STRAP_I2C_BD 0x14000c4
#define ixPCIE_PRBS_CLR 0x14000c8
#define ixPCIE_PRBS_STATUS1 0x14000c9
#define ixPCIE_PRBS_STATUS2 0x14000ca
#define ixPCIE_PRBS_FREERUN 0x14000cb
#define ixPCIE_PRBS_MISC 0x14000cc
#define ixPCIE_PRBS_USER_PATTERN 0x14000cd
#define ixPCIE_PRBS_LO_BITCNT 0x14000ce
#define ixPCIE_PRBS_HI_BITCNT 0x14000cf
#define ixPCIE_PRBS_ERRCNT_0 0x14000d0
#define ixPCIE_PRBS_ERRCNT_1 0x14000d1
#define ixPCIE_PRBS_ERRCNT_2 0x14000d2
#define ixPCIE_PRBS_ERRCNT_3 0x14000d3
#define ixPCIE_PRBS_ERRCNT_4 0x14000d4
#define ixPCIE_PRBS_ERRCNT_5 0x14000d5
#define ixPCIE_PRBS_ERRCNT_6 0x14000d6
#define ixPCIE_PRBS_ERRCNT_7 0x14000d7
#define ixPCIE_PRBS_ERRCNT_8 0x14000d8
#define ixPCIE_PRBS_ERRCNT_9 0x14000d9
#define ixPCIE_PRBS_ERRCNT_10 0x14000da
#define ixPCIE_PRBS_ERRCNT_11 0x14000db
#define ixPCIE_PRBS_ERRCNT_12 0x14000dc
#define ixPCIE_PRBS_ERRCNT_13 0x14000dd
#define ixPCIE_PRBS_ERRCNT_14 0x14000de
#define ixPCIE_PRBS_ERRCNT_15 0x14000df
#define ixPCIE_F0_DPA_CAP 0x14000e0
#define ixPCIE_F0_DPA_LATENCY_INDICATOR 0x14000e4
#define ixPCIE_F0_DPA_CNTL 0x14000e5
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0x14000e7
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0x14000e8
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0x14000e9
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0x14000ea
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0x14000eb
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0x14000ec
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0x14000ed
#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0x14000ee
#define mmSWRST_COMMAND_STATUS 0x14a0
#define mmSWRST_GENERAL_CONTROL 0x14a1
#define mmSWRST_COMMAND_0 0x14a2
#define mmSWRST_COMMAND_1 0x14a3
#define mmSWRST_CONTROL_0 0x14a4
#define mmSWRST_CONTROL_1 0x14a5
#define mmSWRST_CONTROL_2 0x14a6
#define mmSWRST_CONTROL_3 0x14a7
#define mmSWRST_CONTROL_4 0x14a8
#define mmSWRST_CONTROL_5 0x14a9
#define mmSWRST_CONTROL_6 0x14aa
#define mmSWRST_EP_COMMAND_0 0x14ab
#define mmSWRST_EP_CONTROL_0 0x14ac
#define mmCPM_CONTROL 0x14b8
#define mmGSKT_CONTROL 0x14bf
#define ixLM_CONTROL 0x1400120
#define ixLM_PCIETXMUX0 0x1400121
#define ixLM_PCIETXMUX1 0x1400122
#define ixLM_PCIETXMUX2 0x1400123
#define ixLM_PCIETXMUX3 0x1400124
#define ixLM_PCIERXMUX0 0x1400125
#define ixLM_PCIERXMUX1 0x1400126
#define ixLM_PCIERXMUX2 0x1400127
#define ixLM_PCIERXMUX3 0x1400128
#define ixLM_LANEENABLE 0x1400129
#define ixLM_PRBSCONTROL 0x140012a
#define ixLM_POWERCONTROL 0x140012b
#define ixLM_POWERCONTROL1 0x140012c
#define ixLM_POWERCONTROL2 0x140012d
#define ixLM_POWERCONTROL3 0x140012e
#define ixLM_POWERCONTROL4 0x140012f
#define ixPB0_GLB_CTRL_REG0 0x1200004
#define ixPB0_GLB_CTRL_REG1 0x1200008
#define ixPB0_GLB_CTRL_REG2 0x120000c
#define ixPB0_GLB_CTRL_REG3 0x1200010
#define ixPB0_GLB_CTRL_REG4 0x1200014
#define ixPB0_GLB_CTRL_REG5 0x1200018
#define ixPB0_GLB_SCI_STAT_OVRD_REG0 0x120001c
#define ixPB0_GLB_SCI_STAT_OVRD_REG1 0x1200020
#define ixPB0_GLB_SCI_STAT_OVRD_REG2 0x1200024
#define ixPB0_GLB_SCI_STAT_OVRD_REG3 0x1200028
#define ixPB0_GLB_SCI_STAT_OVRD_REG4 0x120002c
#define ixPB0_GLB_OVRD_REG0 0x1200030
#define ixPB0_GLB_OVRD_REG1 0x1200034
#define ixPB0_GLB_OVRD_REG2 0x1200038
#define ixPB0_HW_DEBUG 0x1202004
#define ixPB0_STRAP_GLB_REG0 0x1202020
#define ixPB0_STRAP_TX_REG0 0x1202024
#define ixPB0_STRAP_RX_REG0 0x1202028
#define ixPB0_STRAP_RX_REG1 0x120202c
#define ixPB0_STRAP_PLL_REG0 0x1202030
#define ixPB0_STRAP_PIN_REG0 0x1202034
#define ixPB0_STRAP_GLB_REG1 0x1202038
#define ixPB0_STRAP_GLB_REG2 0x120203c
#define ixPB0_DFT_JIT_INJ_REG0 0x1203000
#define ixPB0_DFT_JIT_INJ_REG1 0x1203004
#define ixPB0_DFT_JIT_INJ_REG2 0x1203008
#define ixPB0_DFT_DEBUG_CTRL_REG0 0x120300c
#define ixPB0_DFT_JIT_INJ_STAT_REG0 0x1203010
#define ixPB0_PLL_RO_GLB_CTRL_REG0 0x1204000
#define ixPB0_PLL_RO_GLB_OVRD_REG0 0x1204010
#define ixPB0_PLL_RO0_CTRL_REG0 0x1204440
#define ixPB0_PLL_RO0_OVRD_REG0 0x1204450
#define ixPB0_PLL_RO0_OVRD_REG1 0x1204454
#define ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0 0x1204460
#define ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0 0x1204464
#define ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0 0x1204468
#define ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0 0x120446c
#define ixPB0_PLL_LC0_CTRL_REG0 0x1204480
#define ixPB0_PLL_LC0_OVRD_REG0 0x1204490
#define ixPB0_PLL_LC0_OVRD_REG1 0x1204494
#define ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0 0x1204500
#define ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0 0x1204504
#define ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0 0x1204508
#define ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0 0x120450c
#define ixPB0_RX_GLB_CTRL_REG0 0x1206000
#define ixPB0_RX_GLB_CTRL_REG1 0x1206004
#define ixPB0_RX_GLB_CTRL_REG2 0x1206008
#define ixPB0_RX_GLB_CTRL_REG3 0x120600c
#define ixPB0_RX_GLB_CTRL_REG4 0x1206010
#define ixPB0_RX_GLB_CTRL_REG5 0x1206014
#define ixPB0_RX_GLB_CTRL_REG6 0x1206018
#define ixPB0_RX_GLB_CTRL_REG7 0x120601c
#define ixPB0_RX_GLB_CTRL_REG8 0x1206020
#define ixPB0_RX_GLB_SCI_STAT_OVRD_REG0 0x1206028
#define ixPB0_RX_GLB_OVRD_REG0 0x1206030
#define ixPB0_RX_GLB_OVRD_REG1 0x1206034
#define ixPB0_RX_LANE0_CTRL_REG0 0x1206440
#define ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0 0x1206448
#define ixPB0_RX_LANE1_CTRL_REG0 0x1206480
#define ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0 0x1206488
#define ixPB0_RX_LANE2_CTRL_REG0 0x1206500
#define ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0 0x1206508
#define ixPB0_RX_LANE3_CTRL_REG0 0x1206600
#define ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0 0x1206608
#define ixPB0_RX_LANE4_CTRL_REG0 0x1206800
#define ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0 0x1206848
#define ixPB0_RX_LANE5_CTRL_REG0 0x1206880
#define ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0 0x1206888
#define ixPB0_RX_LANE6_CTRL_REG0 0x1206900
#define ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0 0x1206908
#define ixPB0_RX_LANE7_CTRL_REG0 0x1206a00
#define ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0 0x1206a08
#define ixPB0_RX_LANE8_CTRL_REG0 0x1207440
#define ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0 0x1207448
#define ixPB0_RX_LANE9_CTRL_REG0 0x1207480
#define ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0 0x1207488
#define ixPB0_RX_LANE10_CTRL_REG0 0x1207500
#define ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0 0x1207508
#define ixPB0_RX_LANE11_CTRL_REG0 0x1207600
#define ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0 0x1207608
#define ixPB0_RX_LANE12_CTRL_REG0 0x1207840
#define ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0 0x1207848
#define ixPB0_RX_LANE13_CTRL_REG0 0x1207880
#define ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0 0x1207888
#define ixPB0_RX_LANE14_CTRL_REG0 0x1207900
#define ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0 0x1207908
#define ixPB0_RX_LANE15_CTRL_REG0 0x1207a00
#define ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0 0x1207a08
#define ixPB0_TX_GLB_CTRL_REG0 0x1208000
#define ixPB0_TX_GLB_LANE_SKEW_CTRL 0x1208004
#define ixPB0_TX_GLB_SCI_STAT_OVRD_REG0 0x1208010
#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x1208014
#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x1208018
#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x120801c
#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x1208020
#define ixPB0_TX_GLB_OVRD_REG0 0x1208030
#define ixPB0_TX_GLB_OVRD_REG1 0x1208034
#define ixPB0_TX_GLB_OVRD_REG2 0x1208038
#define ixPB0_TX_GLB_OVRD_REG3 0x120803c
#define ixPB0_TX_GLB_OVRD_REG4 0x1208040
#define ixPB0_TX_LANE0_CTRL_REG0 0x1208440
#define ixPB0_TX_LANE0_OVRD_REG0 0x1208444
#define ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0 0x1208448
#define ixPB0_TX_LANE1_CTRL_REG0 0x1208480
#define ixPB0_TX_LANE1_OVRD_REG0 0x1208484
#define ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0 0x1208488
#define ixPB0_TX_LANE2_CTRL_REG0 0x1208500
#define ixPB0_TX_LANE2_OVRD_REG0 0x1208504
#define ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0 0x1208508
#define ixPB0_TX_LANE3_CTRL_REG0 0x1208600
#define ixPB0_TX_LANE3_OVRD_REG0 0x1208604
#define ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0 0x1208608
#define ixPB0_TX_LANE4_CTRL_REG0 0x1208840
#define ixPB0_TX_LANE4_OVRD_REG0 0x1208844
#define ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0 0x1208848
#define ixPB0_TX_LANE5_CTRL_REG0 0x1208880
#define ixPB0_TX_LANE5_OVRD_REG0 0x1208884
#define ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0 0x1208888
#define ixPB0_TX_LANE6_CTRL_REG0 0x1208900
#define ixPB0_TX_LANE6_OVRD_REG0 0x1208904
#define ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0 0x1208908
#define ixPB0_TX_LANE7_CTRL_REG0 0x1208a00
#define ixPB0_TX_LANE7_OVRD_REG0 0x1208a04
#define ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0 0x1208a08
#define ixPB0_TX_LANE8_CTRL_REG0 0x1209440
#define ixPB0_TX_LANE8_OVRD_REG0 0x1209444
#define ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0 0x1209448
#define ixPB0_TX_LANE9_CTRL_REG0 0x1209480
#define ixPB0_TX_LANE9_OVRD_REG0 0x1209484
#define ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0 0x1209488
#define ixPB0_TX_LANE10_CTRL_REG0 0x1209500
#define ixPB0_TX_LANE10_OVRD_REG0 0x1209504
#define ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0 0x1209508
#define ixPB0_TX_LANE11_CTRL_REG0 0x1209600
#define ixPB0_TX_LANE11_OVRD_REG0 0x1209604
#define ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0 0x1209608
#define ixPB0_TX_LANE12_CTRL_REG0 0x1209840
#define ixPB0_TX_LANE12_OVRD_REG0 0x1209844
#define ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0 0x1209848
#define ixPB0_TX_LANE13_CTRL_REG0 0x1209880
#define ixPB0_TX_LANE13_OVRD_REG0 0x1209884
#define ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0 0x1209888
#define ixPB0_TX_LANE14_CTRL_REG0 0x1209900
#define ixPB0_TX_LANE14_OVRD_REG0 0x1209904
#define ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0 0x1209908
#define ixPB0_TX_LANE15_CTRL_REG0 0x1209a00
#define ixPB0_TX_LANE15_OVRD_REG0 0x1209a04
#define ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0 0x1209a08
#define ixPB1_GLB_CTRL_REG0 0x2200004
#define ixPB1_GLB_CTRL_REG1 0x2200008
#define ixPB1_GLB_CTRL_REG2 0x220000c
#define ixPB1_GLB_CTRL_REG3 0x2200010
#define ixPB1_GLB_CTRL_REG4 0x2200014
#define ixPB1_GLB_CTRL_REG5 0x2200018
#define ixPB1_GLB_SCI_STAT_OVRD_REG0 0x220001c
#define ixPB1_GLB_SCI_STAT_OVRD_REG1 0x2200020
#define ixPB1_GLB_SCI_STAT_OVRD_REG2 0x2200024
#define ixPB1_GLB_SCI_STAT_OVRD_REG3 0x2200028
#define ixPB1_GLB_SCI_STAT_OVRD_REG4 0x220002c
#define ixPB1_GLB_OVRD_REG0 0x2200030
#define ixPB1_GLB_OVRD_REG1 0x2200034
#define ixPB1_GLB_OVRD_REG2 0x2200038
#define ixPB1_HW_DEBUG 0x2202004
#define ixPB1_STRAP_GLB_REG0 0x2202020
#define ixPB1_STRAP_TX_REG0 0x2202024
#define ixPB1_STRAP_RX_REG0 0x2202028
#define ixPB1_STRAP_RX_REG1 0x220202c
#define ixPB1_STRAP_PLL_REG0 0x2202030
#define ixPB1_STRAP_PIN_REG0 0x2202034
#define ixPB1_STRAP_GLB_REG1 0x2202038
#define ixPB1_STRAP_GLB_REG2 0x220203c
#define ixPB1_DFT_JIT_INJ_REG0 0x2203000
#define ixPB1_DFT_JIT_INJ_REG1 0x2203004
#define ixPB1_DFT_JIT_INJ_REG2 0x2203008
#define ixPB1_DFT_DEBUG_CTRL_REG0 0x220300c
#define ixPB1_DFT_JIT_INJ_STAT_REG0 0x2203010
#define ixPB1_PLL_RO_GLB_CTRL_REG0 0x2204000
#define ixPB1_PLL_RO_GLB_OVRD_REG0 0x2204010
#define ixPB1_PLL_RO0_CTRL_REG0 0x2204440
#define ixPB1_PLL_RO0_OVRD_REG0 0x2204450
#define ixPB1_PLL_RO0_OVRD_REG1 0x2204454
#define ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0 0x2204460
#define ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0 0x2204464
#define ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0 0x2204468
#define ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0 0x220446c
#define ixPB1_PLL_LC0_CTRL_REG0 0x2204480
#define ixPB1_PLL_LC0_OVRD_REG0 0x2204490
#define ixPB1_PLL_LC0_OVRD_REG1 0x2204494
#define ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0 0x2204500
#define ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0 0x2204504
#define ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0 0x2204508
#define ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0 0x220450c
#define ixPB1_RX_GLB_CTRL_REG0 0x2206000
#define ixPB1_RX_GLB_CTRL_REG1 0x2206004
#define ixPB1_RX_GLB_CTRL_REG2 0x2206008
#define ixPB1_RX_GLB_CTRL_REG3 0x220600c
#define ixPB1_RX_GLB_CTRL_REG4 0x2206010
#define ixPB1_RX_GLB_CTRL_REG5 0x2206014
#define ixPB1_RX_GLB_CTRL_REG6 0x2206018
#define ixPB1_RX_GLB_CTRL_REG7 0x220601c
#define ixPB1_RX_GLB_CTRL_REG8 0x2206020
#define ixPB1_RX_GLB_SCI_STAT_OVRD_REG0 0x2206028
#define ixPB1_RX_GLB_OVRD_REG0 0x2206030
#define ixPB1_RX_GLB_OVRD_REG1 0x2206034
#define ixPB1_RX_LANE0_CTRL_REG0 0x2206440
#define ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0 0x2206448
#define ixPB1_RX_LANE1_CTRL_REG0 0x2206480
#define ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0 0x2206488
#define ixPB1_RX_LANE2_CTRL_REG0 0x2206500
#define ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0 0x2206508
#define ixPB1_RX_LANE3_CTRL_REG0 0x2206600
#define ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0 0x2206608
#define ixPB1_RX_LANE4_CTRL_REG0 0x2206800
#define ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0 0x2206848
#define ixPB1_RX_LANE5_CTRL_REG0 0x2206880
#define ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0 0x2206888
#define ixPB1_RX_LANE6_CTRL_REG0 0x2206900
#define ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0 0x2206908
#define ixPB1_RX_LANE7_CTRL_REG0 0x2206a00
#define ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0 0x2206a08
#define ixPB1_RX_LANE8_CTRL_REG0 0x2207440
#define ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0 0x2207448
#define ixPB1_RX_LANE9_CTRL_REG0 0x2207480
#define ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0 0x2207488
#define ixPB1_RX_LANE10_CTRL_REG0 0x2207500
#define ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0 0x2207508
#define ixPB1_RX_LANE11_CTRL_REG0 0x2207600
#define ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0 0x2207608
#define ixPB1_RX_LANE12_CTRL_REG0 0x2207840
#define ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0 0x2207848
#define ixPB1_RX_LANE13_CTRL_REG0 0x2207880
#define ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0 0x2207888
#define ixPB1_RX_LANE14_CTRL_REG0 0x2207900
#define ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0 0x2207908
#define ixPB1_RX_LANE15_CTRL_REG0 0x2207a00
#define ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0 0x2207a08
#define ixPB1_TX_GLB_CTRL_REG0 0x2208000
#define ixPB1_TX_GLB_LANE_SKEW_CTRL 0x2208004
#define ixPB1_TX_GLB_SCI_STAT_OVRD_REG0 0x2208010
#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x2208014
#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x2208018
#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x220801c
#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x2208020
#define ixPB1_TX_GLB_OVRD_REG0 0x2208030
#define ixPB1_TX_GLB_OVRD_REG1 0x2208034
#define ixPB1_TX_GLB_OVRD_REG2 0x2208038
#define ixPB1_TX_GLB_OVRD_REG3 0x220803c
#define ixPB1_TX_GLB_OVRD_REG4 0x2208040
#define ixPB1_TX_LANE0_CTRL_REG0 0x2208440
#define ixPB1_TX_LANE0_OVRD_REG0 0x2208444
#define ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0 0x2208448
#define ixPB1_TX_LANE1_CTRL_REG0 0x2208480
#define ixPB1_TX_LANE1_OVRD_REG0 0x2208484
#define ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0 0x2208488
#define ixPB1_TX_LANE2_CTRL_REG0 0x2208500
#define ixPB1_TX_LANE2_OVRD_REG0 0x2208504
#define ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0 0x2208508
#define ixPB1_TX_LANE3_CTRL_REG0 0x2208600
#define ixPB1_TX_LANE3_OVRD_REG0 0x2208604
#define ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0 0x2208608
#define ixPB1_TX_LANE4_CTRL_REG0 0x2208840
#define ixPB1_TX_LANE4_OVRD_REG0 0x2208844
#define ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0 0x2208848
#define ixPB1_TX_LANE5_CTRL_REG0 0x2208880
#define ixPB1_TX_LANE5_OVRD_REG0 0x2208884
#define ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0 0x2208888
#define ixPB1_TX_LANE6_CTRL_REG0 0x2208900
#define ixPB1_TX_LANE6_OVRD_REG0 0x2208904
#define ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0 0x2208908
#define ixPB1_TX_LANE7_CTRL_REG0 0x2208a00
#define ixPB1_TX_LANE7_OVRD_REG0 0x2208a04
#define ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0 0x2208a08
#define ixPB1_TX_LANE8_CTRL_REG0 0x2209440
#define ixPB1_TX_LANE8_OVRD_REG0 0x2209444
#define ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0 0x2209448
#define ixPB1_TX_LANE9_CTRL_REG0 0x2209480
#define ixPB1_TX_LANE9_OVRD_REG0 0x2209484
#define ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0 0x2209488
#define ixPB1_TX_LANE10_CTRL_REG0 0x2209500
#define ixPB1_TX_LANE10_OVRD_REG0 0x2209504
#define ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0 0x2209508
#define ixPB1_TX_LANE11_CTRL_REG0 0x2209600
#define ixPB1_TX_LANE11_OVRD_REG0 0x2209604
#define ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0 0x2209608
#define ixPB1_TX_LANE12_CTRL_REG0 0x2209840
#define ixPB1_TX_LANE12_OVRD_REG0 0x2209844
#define ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0 0x2209848
#define ixPB1_TX_LANE13_CTRL_REG0 0x2209880
#define ixPB1_TX_LANE13_OVRD_REG0 0x2209884
#define ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0 0x2209888
#define ixPB1_TX_LANE14_CTRL_REG0 0x2209900
#define ixPB1_TX_LANE14_OVRD_REG0 0x2209904
#define ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0 0x2209908
#define ixPB1_TX_LANE15_CTRL_REG0 0x2209a00
#define ixPB1_TX_LANE15_OVRD_REG0 0x2209a04
#define ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0 0x2209a08
#define ixPB0_PIF_SCRATCH 0x1100001
#define ixPB0_PIF_HW_DEBUG 0x1100002
#define ixPB0_PIF_STRAP_0 0x1100003
#define ixPB0_PIF_CTRL 0x1100004
#define ixPB0_PIF_TX_CTRL 0x1100008
#define ixPB0_PIF_TX_CTRL2 0x1100009
#define ixPB0_PIF_RX_CTRL 0x110000a
#define ixPB0_PIF_RX_CTRL2 0x110000b
#define ixPB0_PIF_GLB_OVRD 0x110000c
#define ixPB0_PIF_GLB_OVRD2 0x110000d
#define ixPB0_PIF_BIF_CMD_STATUS 0x1100010
#define ixPB0_PIF_CMD_BUS_CTRL 0x1100011
#define ixPB0_PIF_CMD_BUS_GLB_OVRD 0x1100013
#define ixPB0_PIF_LANE0_OVRD 0x1100014
#define ixPB0_PIF_LANE0_OVRD2 0x1100015
#define ixPB0_PIF_LANE1_OVRD 0x1100016
#define ixPB0_PIF_LANE1_OVRD2 0x1100017
#define ixPB0_PIF_LANE2_OVRD 0x1100018
#define ixPB0_PIF_LANE2_OVRD2 0x1100019
#define ixPB0_PIF_LANE3_OVRD 0x110001a
#define ixPB0_PIF_LANE3_OVRD2 0x110001b
#define ixPB0_PIF_LANE4_OVRD 0x110001c
#define ixPB0_PIF_LANE4_OVRD2 0x110001d
#define ixPB0_PIF_LANE5_OVRD 0x110001e
#define ixPB0_PIF_LANE5_OVRD2 0x110001f
#define ixPB0_PIF_LANE6_OVRD 0x1100020
#define ixPB0_PIF_LANE6_OVRD2 0x1100021
#define ixPB0_PIF_LANE7_OVRD 0x1100022
#define ixPB0_PIF_LANE7_OVRD2 0x1100023
#define ixPB1_PIF_SCRATCH 0x2100001
#define ixPB1_PIF_HW_DEBUG 0x2100002
#define ixPB1_PIF_STRAP_0 0x2100003
#define ixPB1_PIF_CTRL 0x2100004
#define ixPB1_PIF_TX_CTRL 0x2100008
#define ixPB1_PIF_TX_CTRL2 0x2100009
#define ixPB1_PIF_RX_CTRL 0x210000a
#define ixPB1_PIF_RX_CTRL2 0x210000b
#define ixPB1_PIF_GLB_OVRD 0x210000c
#define ixPB1_PIF_GLB_OVRD2 0x210000d
#define ixPB1_PIF_BIF_CMD_STATUS 0x2100010
#define ixPB1_PIF_CMD_BUS_CTRL 0x2100011
#define ixPB1_PIF_CMD_BUS_GLB_OVRD 0x2100013
#define ixPB1_PIF_LANE0_OVRD 0x2100014
#define ixPB1_PIF_LANE0_OVRD2 0x2100015
#define ixPB1_PIF_LANE1_OVRD 0x2100016
#define ixPB1_PIF_LANE1_OVRD2 0x2100017
#define ixPB1_PIF_LANE2_OVRD 0x2100018
#define ixPB1_PIF_LANE2_OVRD2 0x2100019
#define ixPB1_PIF_LANE3_OVRD 0x210001a
#define ixPB1_PIF_LANE3_OVRD2 0x210001b
#define ixPB1_PIF_LANE4_OVRD 0x210001c
#define ixPB1_PIF_LANE4_OVRD2 0x210001d
#define ixPB1_PIF_LANE5_OVRD 0x210001e
#define ixPB1_PIF_LANE5_OVRD2 0x210001f
#define ixPB1_PIF_LANE6_OVRD 0x2100020
#define ixPB1_PIF_LANE6_OVRD2 0x2100021
#define ixPB1_PIF_LANE7_OVRD 0x2100022
#define ixPB1_PIF_LANE7_OVRD2 0x2100023
#define ixPCIEP_RESERVED 0x10010000
#define ixPCIEP_SCRATCH 0x10010001
#define ixPCIEP_HW_DEBUG 0x10010002
#define ixPCIEP_PORT_CNTL 0x10010010
#define ixPCIE_TX_CNTL 0x10010020
#define ixPCIE_TX_REQUESTER_ID 0x10010021
#define ixPCIE_TX_VENDOR_SPECIFIC 0x10010022
#define ixPCIE_TX_REQUEST_NUM_CNTL 0x10010023
#define ixPCIE_TX_SEQ 0x10010024
#define ixPCIE_TX_REPLAY 0x10010025
#define ixPCIE_TX_ACK_LATENCY_LIMIT 0x10010026
#define ixPCIE_TX_CREDITS_ADVT_P 0x10010030
#define ixPCIE_TX_CREDITS_ADVT_NP 0x10010031
#define ixPCIE_TX_CREDITS_ADVT_CPL 0x10010032
#define ixPCIE_TX_CREDITS_INIT_P 0x10010033
#define ixPCIE_TX_CREDITS_INIT_NP 0x10010034
#define ixPCIE_TX_CREDITS_INIT_CPL 0x10010035
#define ixPCIE_TX_CREDITS_STATUS 0x10010036
#define ixPCIE_TX_CREDITS_FCU_THRESHOLD 0x10010037
#define ixPCIE_P_PORT_LANE_STATUS 0x10010050
#define ixPCIE_FC_P 0x10010060
#define ixPCIE_FC_NP 0x10010061
#define ixPCIE_FC_CPL 0x10010062
#define ixPCIE_ERR_CNTL 0x1001006a
#define ixPCIE_RX_CNTL 0x10010070
#define ixPCIE_RX_EXPECTED_SEQNUM 0x10010071
#define ixPCIE_RX_VENDOR_SPECIFIC 0x10010072
#define ixPCIE_RX_CNTL3 0x10010074
#define ixPCIE_RX_CREDITS_ALLOCATED_P 0x10010080
#define ixPCIE_RX_CREDITS_ALLOCATED_NP 0x10010081
#define ixPCIE_RX_CREDITS_ALLOCATED_CPL 0x10010082
#define ixPCIEP_ERROR_INJECT_PHYSICAL 0x10010083
#define ixPCIEP_ERROR_INJECT_TRANSACTION 0x10010084
#define ixPCIEP_SRIOV_PRIV_CTRL 0x10010085
#define ixPCIE_LC_CNTL 0x100100a0
#define ixPCIE_LC_CNTL2 0x100100b1
#define ixPCIE_LC_CNTL3 0x100100b5
#define ixPCIE_LC_CNTL4 0x100100b6
#define ixPCIE_LC_CNTL5 0x100100b7
#define ixPCIE_LC_CNTL6 0x100100bb
#define ixPCIE_LC_BW_CHANGE_CNTL 0x100100b2
#define ixPCIE_LC_TRAINING_CNTL 0x100100a1
#define ixPCIE_LC_LINK_WIDTH_CNTL 0x100100a2
#define ixPCIE_LC_N_FTS_CNTL 0x100100a3
#define ixPCIE_LC_SPEED_CNTL 0x100100a4
#define ixPCIE_LC_CDR_CNTL 0x100100b3
#define ixPCIE_LC_LANE_CNTL 0x100100b4
#define ixPCIE_LC_FORCE_COEFF 0x100100b8
#define ixPCIE_LC_BEST_EQ_SETTINGS 0x100100b9
#define ixPCIE_LC_FORCE_EQ_REQ_COEFF 0x100100ba
#define ixPCIE_LC_STATE0 0x100100a5
#define ixPCIE_LC_STATE1 0x100100a6
#define ixPCIE_LC_STATE2 0x100100a7
#define ixPCIE_LC_STATE3 0x100100a8
#define ixPCIE_LC_STATE4 0x100100a9
#define ixPCIE_LC_STATE5 0x100100aa
#define ixPCIEP_STRAP_LC 0x100100c0
#define ixPCIEP_STRAP_MISC 0x100100c1
#define ixPCIEP_BCH_ECC_CNTL 0x100100d0
#define ixPCIEP_HPGI_PRIVATE 0x100100d2
#define ixPCIEP_HPGI 0x100100da
#define mmPCIEMSIX_VECT0_ADDR_LO 0x6000
#define mmPCIEMSIX_VECT0_ADDR_HI 0x6001
#define mmPCIEMSIX_VECT0_MSG_DATA 0x6002
#define mmPCIEMSIX_VECT0_CONTROL 0x6003
#define mmPCIEMSIX_VECT1_ADDR_LO 0x6004
#define mmPCIEMSIX_VECT1_ADDR_HI 0x6005
#define mmPCIEMSIX_VECT1_MSG_DATA 0x6006
#define mmPCIEMSIX_VECT1_CONTROL 0x6007
#define mmPCIEMSIX_VECT2_ADDR_LO 0x6008
#define mmPCIEMSIX_VECT2_ADDR_HI 0x6009
#define mmPCIEMSIX_VECT2_MSG_DATA 0x600a
#define mmPCIEMSIX_VECT2_CONTROL 0x600b
#define mmPCIEMSIX_VECT3_ADDR_LO 0x600c
#define mmPCIEMSIX_VECT3_ADDR_HI 0x600d
#define mmPCIEMSIX_VECT3_MSG_DATA 0x600e
#define mmPCIEMSIX_VECT3_CONTROL 0x600f
#define mmPCIEMSIX_PBA 0x6200
#define mmBIF_RFE_SNOOP_REG 0x27
#define mmBIF_RFE_WARMRST_CNTL 0x1459
#define mmBIF_RFE_SOFTRST_CNTL 0x1441
#define mmBIF_RFE_IMPRST_CNTL 0x1458
#define mmBIF_RFE_CLIENT_SOFTRST_TRIGGER 0x1442
#define mmBIF_RFE_MASTER_SOFTRST_TRIGGER 0x1443
#define mmBIF_PWDN_COMMAND 0x1444
#define mmBIF_PWDN_STATUS 0x1445
#define mmBIF_RFE_MST_BU_CMDSTATUS 0x1446
#define mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS 0x1447
#define mmBIF_RFE_MST_SMBUS_CMDSTATUS 0x1448
#define mmBIF_RFE_MST_BX_CMDSTATUS 0x1449
#define mmBIF_RFE_MST_TMOUT_STATUS 0x144b
#define mmBIF_RFE_MMCFG_CNTL 0x144c
#define mmBIF_CC_RFE_IMP_OVERRIDECNTL 0x1455
#define mmBIF_IMPCTL_SMPLCNTL 0x1450
#define mmBIF_IMPCTL_RXCNTL 0x1451
#define mmBIF_IMPCTL_TXCNTL_pd 0x1452
#define mmBIF_IMPCTL_TXCNTL_pu 0x1453
#define mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD 0x1454
#endif /* BIF_5_0_D_H */
|